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ABSTRACT
In this document, the logic structure of a univers-1 VLSI chip celled the
symbol-slice Reed-Solomon (RS) encoder chip is presented. An RS encoder can be
constructed by cascading and properly interconnecting.; a group of such VLSI chips.
As a design example, it is shown that a (255,223) RS encoder requiring around 40
discrete CMOS IC's may be replaced by an RS encoder consisting of four identical
interconnected VLSI RS encoder chips. Besides the size advantage, the VLSI RS
encoder also has the potential advantages of requiring less power and having a
higher reliability.
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SECTION I
INTRODUCTION
Reed-Solomon (RS) codes (Ref. 1) are nonbinary BCH codes. These
codes can correct both random and burst errors over a communication channel. Re-
Gently concatenated coding systems using RS codes as the outer codes have been
proposed for space communication to achieve very low error probabilities (Refs,
2 to 7). Several deep space flight projects Fach as the Voyager at Uranus en-
counter, the Galileo, and the International Solar Polar Mission (ISPM) have also
considered using the concatenated RS/Viterbi channel coding scheme. Hence RS
codes are quite important for space communications.
The complexity of an RS encoder is proportional to the error-
correcting capability of the code, the speed of the encoding, and the interleaving
a
level used (Ref. 4). For reliable space communication there is a need to use RS
codes with large error-correcting capability and large interleaving level (Refs.
4, 5, 8, and 9. Hence one is especially interested in minimizing the complexity
of RS encoders for space communication applications. In a spacecraft the power,
size, and reliability requirements are usually quite severe. Thus there is con-
siderable interest in a VLSI (Very Large Scale Integration) RS encoder which has
the potential for significant savings in size, weight, and power while at the
same time providing higher reliability over an RS encoder implemented in discrete
logic circuits.
This document introduces a symbol-sliced logic structure suitable for
a VLSI implementation of RS encoders. By cascading and properly interconnecting
ii
a group of such JLS1 chips, each consisting of a fixed portion of the encoder, it
	 I
is possible to ubtain an RS encoder with any desired error-correcting capability
1-1
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and interleaving level. As a design example, it is shown that a (255,223) RS
encoder requiring 40 discrete CRCS IC's may be replaced by an RS encoder consist-
in, of four identical interconnected VLSI encoder chips. It is also shown that
these VLSI RS encoder chips can be paralleled to improve the encoding speed.
1-2
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SECTION II
BASIC CONCEPTS OF FINITE F It"LDS
A field is a net of elements, ;nrluding 0 and 1, any pair of which
may be added or multiplied (denoted by + and *) to give a unique result in the
fie1 ,1. The addition and multiplication ire associative and conmwtative, and multi-
plication distributes over addition in the usual way, i.e.,
u * (v+w) a u*v+u*w
Every field element a has a unique negative element -u in the same field such
that
u + (-u) - 0
Every nonzero field element u has a unique reciprocal field element 1/u, such that
u it (1/u) - 1
For every field element u
o+ u- u- 1* u
and
o * u a 0
If the number of elements in a field is infinite, then it is called
an infinite field. Examples of infinite fields are:
(a) The rational number field.
(b) The real number field.	 {'
(c) The complex number field. ,z
E't
Yf
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If the number of elements in a field is finite, then it is called a finite field
or a Galios field GF(q ) , where q is the number of elements in the field. Two
examples of finite fields are given as follows. The first example is the finite
field GF(p) which is formed by illLogers modulo p, where p is a prime. If p o 2,
then the field in called GF(2). GF(2) contains only two elements, i.e., 0 and 1.
The addition and multiplication tables of GF(2) are given as below:
	
0	 1	 0	 1
	
0 0
	
1	 0 0	 0
	
1 1
	 0	 1 0	 1
	
Addition	 Multiplication
The second example is the finite field formed by polynomials modulo
and irreducible polynomial of degree in with coefficients in GF(p), where p is a
prime. The definition of an irreducible polynomial is given as follows. A
polynomial
in
p  ° E a i xi
i-0
with a  f GF(p) is called irreducible over GF(p) if there exists no polynomials
A(x) and B(x) with coefficients from GF(p) such that
p(x) a A(x) B(x)
where
1 5 Degree of A(x) :5 m-1
2-2
As an example, if p a 2, then the polynomials
xd+x4+x3+x2+1
and
xk+x+1
are irreducible over GF(2).
Now the multiplicative structure of finite fields will be discussed.
If a field contains an element a, then the least positive integer N for which
aN Q 1 is called the order of a. In a finite field of q elements, GF(q), there
is a primitive element a, i.e., an element of order q - 1. Every nonzero element
of GF(q) can be expressed as a power of a.
Next the vector space structure of finite fields will be presented.
To do it, one needs the following definition of a primitive polynomial. An
irreducible polynomial of degree m over GF(q) is called primitive if it has a
primitive element of GF(q m) as a root. A finite field of qm elements, GF(q m),
can be considered as an m-dimensional vector space over GF(q). A choice for a
basis of Gr(g m ) over (;F(q) is the set
J	 2 ---	 m-111, a	 J
which is called the canonical basis, where a is a root of a primitive polynomial
of degree m over GF(q). In vector form
2--- m-1, a
is represented as
1 . (0, 0, ---, 0, 0, 1)
2-3
Q t►
 (0, 0, ---, 0, 1, 0)
a 2 tr (0, 0, ---, 1, 0, 0)
III
I	 ',
am-1H (1, 0, ---, 0, 0, 0)
whereas 0 is mapped to (0, 0, ---, 0). Thus all elements in GF(gl") except 0 can
be formed by linear combinations of t.ia canonical basis
I
., a 2 , ---, 
am-1
As an example, the Galois field of 2 4 elements, Gr(2 4 ), may be formed
as the field of polynomials over GF(2) modules (x 4 + x + 1), which is a primitive
polynomial of degree 4. Let a be a root of x4 + x + 1,
a 4 + a + I - 0
4Then by the definition of the primitive polynomial, all elements of GF(2) except
0 are powers of a. The representation of a  for 451:515  can be determined by the 	
l
primitive polynomial. In this example a is a root of x 4 + x + 1 over GF(2).
Thus
a 4 + a + 1 = 0
It follows that
a4
Since -1 = 1 in GF(2), one has
a4=a+1
2-4
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The rest of the element a  for 5 :51 <15 can be obtained likewise. The 15 nonzero
field elements of GF(2 4 ) are shown below in both multiplicative and vector space
forms.
a0 _ 1 ( 0001 )
a l = a = ( 0010 )
a2 a2= ( 0100 )
a 3 a 3
- ( 1000 )
a 4 - a + 1 (	 0011	 )
S
a - a + a = (	 0110 )
a 6 a 3= + a 2 ( 1100 )
a7 a 3= +a +1 = (	 1011 )
ad a2- + 1	 = ( 0101 )
a 9 a 3= + a (	 1010 )
10 - a2a + a + 1	 - (	 0111 )
i
a 3a ` = +a 2 +a = (	 1110 )
a
12
= a 3 +a 2 +a +1 = (	 1111	 )
a 13 a 3= + a 2 - (	 1101	 )
a 14 a 3= + 1	 = (	 1001	 )
a 15 = 1	 = (	 0001	 )	 = a°	 I
Another example is the finite field GF(2 8 ) generated by the primitive
polynomial
xd+x4+x3+x2+1
The exponents versus elements and elements versus exponents tables for
this GF(28 ) are shown in Table 1 and Table 2, respectively.
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,y
1!
IIThe addition of two field l:cments in GF(2n )	 is performed by component-
wise addition in the vector representations of the two elements.	 For example in
GF('.). ) ,	 it l 6 +	 x138	 Is given by
	6 a (0,0,0,0,0,1,1,0)	 t ► 	 x26
	+ 11 = (0,0,0,(),1,0,1,1)	 .,	 x238
13	 (0,0,0,0,',1,0,1)	 .,	 ,x104
111v111111tiplication of two field elements in GF(v ll ) is performed by a modUlo (2t1-1)
additions UIl the eXI)UIIeRC:i of the LWU l'le(IleRCS.	 For example iIl GI'(.? x' O r x 2 38
is given by
	
6 = (0,0,0,0,0,1,1,0)
	
.,	
x26
238
a 58 = (0,0,1,1,1,0,1,0) ^H___ (26 + 238) MoD 255^x
a
9
2-3
SECTION III
REED-SOLOMON ENCODING PROCEDURES
An RS c• ocfe* ward has (2' 1 -1) symbols, where each sYmbot has .1 bits.	 of
the (2^ 1 -1) symbols there are (2' 1 -1-210 information symbols and 2E parity-c hc^c It
symbols, where E is the number of symbols an RS code is able to correct. 1f
one treats the (2 .1 -1-2E) information symbols as the coefficients of the poly-
nomial
2E	 2.1-2-2E	 2.1-1-2F.f(x) - x 
( 8] -1-2E
+sdx+---+s2x+ slx
2' 	 2 -'L-2E
where s  is the ith transmitted symbol, then the 2E parit y• -check symbols call be
obtained as the coefficients of the remainder of
f(x)/g(x)
where g(x) is the generator polynomial (Ref. 9) of the code. Usually g(x) is
defined as
2E	 2E
g( x )	 (x-ai)	 E gj xj
J=	 J=0
where a is a primitive element of the Calois field GF(2 i ), and g, t s are the Co-
efficients of g(x) with g `E - 1. The generator polynomial defined above does not
have symmetrical coefficients, i.e.,
9  0 g2E-j for j - 0, 1, 2, ---, 2E.
A block diagram of an RS encoder which generates the remainder of
f(x)/g(x) is given in Fig. 1. The switches in Fig. 1 are normally in the "ON"
position until the last information symbol gets into the encoder. At this
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moment all switches are switched to the "OFF" position and the encoder is be-
having like a long shift register. The output of the encoder is then taken from
the output of the last shift register. Note that in Fig. 1, 2E multipliers are
needed in the encoder.
To reduce the number of multipliers needed, a special class of the
generator polynomial which has symmetrical coefficients was proposed by Berlekamp
(Ref. 10). This generator polynomial is defined as
2 J-1+E-1	 i	 2E
g (x) = 11	 (x-a ) - E g^ x^1-2J-1 -E	 J=o
where
91 y g2E-,j and go = 82E = 1.
Note that since g = 1, only E multipliers are needed (see Fig. 2). Thus using
u
this new generator polynominal will reduce the number of multipliers required by
one-haIf. As an example, the coefficients of all generator ,)olynomials of the form
14
g ( x ) _ 
	
(x - ` x i3)
i=112
for a 16-error-correcting RS code with 8-bit per symbol are shown in Table 3 for
a = 2, 128, 232, 135, 201, 90, 74, 119, respectively.
There are several schemes for interleaving the RS codes (Ref. 5). One
scheme illustrated in Fig. 3 as "Interleave B" requires memory only for the parity-
check symbols in the ancoder is described as follows. In this scheme the input
bits are grouped into J-bit symbols and transmitted in their natural order. How-
ever every I th symbol belongs to the same code word, where I is the interleaving
3-3
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depth weed.	 "huca I rude wordri make up burl, an interleaved code block. After the
infurmatlun symbol  are trancimitted, the parity-check symbolri of each interleaved
rode word are then transmitted.
If interleaving; is used, then the encoder logic structure is the same
as shown ill Fig. 1, . e xcept now each J-bit cillift register is replaced by an 1 x
.I-hit r,Hft reg;iv.ter.	 As in example, .+ block diagram of . ► (?55,71'1) R4 encoder
with interleaving; level I and g;cneratur polynomial
1 3
g(x) - 1	 c x-Cxi)
1-112
where x Q 2 in CF(2
8 ), which is generated by .hf, primitive polynomial
xd +x 4 +x 3 +x 2 + 1,
is shown in Figure Vii. Note that a generator polynomial with symmetrical co-
efficients is used herd to save multipliers.
t
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SECTION IV
SYMBOL-SLICE VLSI Its ENCODER ARCHITECTURE
A finite field multiplication is a quite complicated operation. There
are basically three techniquesi for implementing a finite field multiplication.
The first technique is to use lof, and antilog tablet; stored in read-only memories
(ROM's) (Ref. 4). The second technique is to use a linear feedback shift register
,)pe of approach (R(-t- . 10).	 The third tc'rltni(jue in to use the )roperty of the
trace in a finite fieldd to form a smaller ROM l( A-up table (Ref. 11). Due to
the advent of LSI ROM technology, techniques 1 and 3 are usually used in an Its
encoder design optimized for discrete IC's. As an example a 400 KHZ (255,233)
RS encoder using the Derlekamp's approach (Ref. il) requires only around 40 CMOS
Try..
When one is interested in further drastic reduction of the power and
size of an TS enc ,'-- 4c for high speed applications, one has to consider VLSI imple-
mentations. An RS encoder design optimized for discrete IC's usually does not
have a modular structure. Hence when one uses such an architecture for VLSI lay-
out, one has the following problems:
(1) The design is too big to be put on one chip.
(2) If a multichip approach is used, then one need y several chip
designs, where each chip has an impractical number of input/
output pins.
(3) The design is not modular. Therefore the design is not easy to
adapt to other RS code parameters.
4-1
Hence there is a need to find a VLSI logic structure which can alleviate the
above p'.'ob lens .
Thv repetitive architecture of the RS encoders shown in Figs. 1, 2,
and 4, suggested that a symbol-slice type of VLSI chips, each one consisting of
a fixed portion of tho encoder, may be cascaded to form a complete RS encoder.
Also to reduce the VLSI chip size, RS encoders using generator polynomials with
symmetrical coefficients are preferred. Hance we will put emphasis on this
type of VLSI RS encoder.
As an example, we will design a VLSI encoder chip for a 255-symbol,
8-bit per symbol, 16-error-correcting, RS code with an interleaving level of 5.
The primitive polynomial used is
x 8 + x 4 + x 3 + x 2 + 1
The generator polynomial for this RS code is
143
g(x) _ ri
	
(x-ai)
i=112
where a = 2. The coefficients of this g(x) are given in the first column of Table
3. The encoder logic structure for the above RS code parameter is id•_ntical to
the one shown in Fig. 4, except now I = 5. There are several ways of partitioning
the RS encoder into four sections. One way which requires a minimum of input/
output pins is to include four rows of logic shown in Fig. 4 into one section.
Each section is then realized by a universal VLSI RS encoder chip. Another way
to partition the RS encoder shown in Fig. 4 into four sections is to include 8
rows of logic in each column into one section. Each section is then realized by
4-2
b	
C A.-
a universal VLSI RS encoder chip. These VLSI RS encoder configurations are
described an follows.
4. 1
	
VLSI RS ENCOD .R USING {iii. ROW PARTITIONING TECHNIQUE
The logic Kructur y of the universal VLF1 RS encoder chip using the
row partitioning technique  is shown In Fig. 5. The entire VLSI encoder system,
which connists tit tour identical VLSI RS encoder chips cascaded and properly in-
terconnrcted together in shown in Fig. 6. Each VLSI RS encoder chip has 24 pines.
A detailed description of the VLSI RS encoder chip and the entire VLSI RS encoder
system is descr.ibt	 an fo3lows:
4.1.1	 ► .rnvrator Pol ynomial Coefficients Table
tilnvv a gvnvratur poIv nom IaI g(x) with nynametrIc • a1 c o v I I IcIcntn 1s
used, t hr coot i is font ss of x o in always 1. hence there is no need for a molt ipl ier
t o oprt• at r on thin curt I is tent We Fig. 4) . Consequently It the new generator 	 a
polvnomial In used, thin one onl y nerds I?/N multipliers on each Vill chip, whirr
5
E in the error correcting; capability of the code and N in the total number of
chLps recluircd in a Vill encoder system.	 In the design example, E - 16 and N - 4.
!fence 4 molt ipl ivrs are umvd on each Vill RS encoder chip. U nualce the VLSI chip
unlvrrsal, all distinct coot l icients except 1 of the generator polynomial tare
stored in a read-only memory on the chip. In general, an Ex,l-bit table is needed.
In the dvnig;n rxnmple E - lb, J - H. hence a 16 x A-hit table in selected. The
outputs+ of an Exi-hit table is led Into N, E/N-to-one multiplexors. The outputs
of the multlplvxors are selected by logl,,N input pins galled the "chip Select" or
"G select" piny. These outputs are then led into the Inputs of the 1?/N multipliers.
In the design example two "G select" pins (pins. 22 and 23) and tour, four-to-one
multiplexors are used. The 16 x li table and the multiplexors can easily be
e
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implemented by four, 4 x 8 ROM, with G select signals as the address control lines 	 ,
of each ROM. The coefficients of g(x) selected on cacti chip are shown in Fig. 6.
4.1.2	 Finite Field Multiplier
Next we will discuss the architecture of the finite field multiplier.
To connect thc^ multiplier properly between chips and at the same time minimize the
number of input/output pins used, a linear feedback shift register type of multi-
plier (Ref. 9) rather than a ROM table look up type of multiplier (Ref. 4) is
adopted. The multiplier used is of a serial -parallel type. The logic structure
of- the multiplier is shown in Fig. 7. The J-bit genf^rator polynomial coefficient
is read out from the Ex.J-bit ROM table and fed into the multiplier J-bit in paral-
let whereas the other input, generated by the feedback input (pin 2) "ANDed" with
the feedback onable (pin 1); is fed into the multiplier bit-by-bit in serial.
The output of tale multiplier is loaded Into an 8-bit shift register in
parallel at the end of every 8th bit clock (1 symbol clock time). The parallel
data is serialized by this shift register. The most significant bit (MSB) output 	 a
of this shift register is added with the MSB of the 40-bit shift register, which
^i
is either on the same chip or on a different chip, and the resulting data is
shifted into the least significant bit (I,SB) of the next 40-bit shift register.
i
The adder is implemented by a two-input EXCLUSIVE.-011 gate (there are eight
EXCLUSIVE-011 gates on each chip). Each adder takes an input from a multiplier
output which is either on the same chip or on a different chip, depending on the
coefficients of the generator polynomial.
4.1.3	 Input and Feedback Control Switches
The switch 111 shown in Fig. 4 is implemented by an AND gate on the chip
with the bit-serial data input (pin 3) and the feedback enable signal as the
4-6
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two inputs. The feedback enable signal is provided by an external modul ► 255
counter Which ih driven by a clock equal to the bit clock divided by 40 We
Pit,;. 6) .	 This signal is true When the counter in counting from 1 to 221; other-
wine it in false.	 the output of switch #1 is added with the NSII of Lhe Whit 	 t
shift rvgistrr S5 outpu! on the name chip to generate the feedback output signal
(pin 5).	 Thin signal is redundant in all but the first chip (see Pia;. t,).
The switch U2 shown in Pit,. 4 is imp1emenLvd by an AND gatr on the
chip with the feedback enable and feedback input signals as the two inputs. The
feedback input signals on all clips (pin 2) are connected to the leedhack output
signal (pin 5) on the first VLSI chip. The output of switch 02 is led into all
multipliers on the chip bit-b y -hit in serial.
4.1.4	 Input/Output Data Connections
There are eight input/output lines on each chip. Of these eight lines,
four lines (pins 8, 9, 11, 17) are input lines and the remaining.; are output lines
(pins 6, 7, 10, 13). Pin 8 is normally connected to pin 6 on the same chip except
for the last chip, where pin 8 is grounded. Pins 7 and 9 are normally connected
Lo pins 17 and 13, respectively on the next chip except for the last chip, where
pin 7 is connected to pin 11 on the same chip and pin 9 is connected to pin 4 on
the first chip. Thus one has a railroad type of data connections between chips.
The reason for connecting pin 4 on the first chip to pin 9 on the last chip is a
consequence of an inherent 8-hit multiplier delay. To replace. the multiplier
on the I position by Lhe switch ill output, one needs to delay this output also
by 8 bit- to line up the hits.	 For other chips besides the first chip, the 8-hit
register outputs are not used.
4-8
The encoder output is taken 8 bits earlier from the MSB of the last
40-bit shift register on the first chip. This is because when the last bit of the
last symbol in the information part of the code is shifted into the encoder, the
contents of each multiplier are loaded into the 8-bit output shift registers
waiting to be added with the MS1i of the 40-bit shift registers. These 8-bit
symbols in the multiplier output registers actually belong to the fifth code
word in the interleaved code array. However the parity-check symbol of the first
code word is already being computed and now sitting 8 bits from the MSlis of each
40-bit shift registers. Hence the 32-bit output (pin 14) of the 'ast 40-bit
shift register on the last chip is the output of the VLSI RS encoder system.
This output is taken when the external modulo 255 counter is counting from 224
to 255. Since at these times switches 111 and 112 are turned off, the entire VLSI
encoder system is behaving like an lx2EXJ-bit (e.g., 5 x 32 x 8-bit Ir the design
example) shift register. Thus the 5 x 32, 8-bit parity-check symbols are read
out from the VLSI RS encoder bit-by-bit in serial and appended to the 5 x 223,
8-bit information symbols.
4.2
	
VLSI RS ENCODER USING THE COLUMN PARTITIONING TECHNIQUE
The logic structure of the universal VLSI RS encoder chip using the
column partitioning technique is shown in Fig. 8. Note that this chip is very
similar to the one shown in Fig. 5 except now one has to provide output pins to
all multipliers and input pins to all adders on the chip. Hence this chip uses
6 more input/output pins than the one shown in Fig. 5. The entire VLSI RS en-
coder system using this logic structure is similar to the one shown in Fig. 6
except now the interchip connections between adders and multipliers are of the
pyramid type shown in Fig. 9.
i
4-9
muj
w
m
'O
CL
J
.,J „^
C
w O
N
`z m
u a
S
0
oG u
W
^ ^ N
Q UJ 1J
LLW
U
H
F^—
Z 
co
U•rl
II	 II
O
0
'a
p
w OE
a
Wb
O
u
w
Y
m ^3
V)
w
Q H
uw. 0
H
} a Co
N
fs.
N ^
w0.
LL. ?
U
p
w
-c ru
zcQ
u. w
w
L
C)
m m
O
+M:-:s^
0,
O .
co
m m m
m m m m
®	 0Z
z	 v
D
0
C9
,o	 Q
W
as
w
o
w J
=i N ^N
^ Y
-iZD
^uu
J
w
tn
a
U
V MU
a
^s
>u
V
0 w;
w m oZ
CA ti Q Z
w m
ORIGINAL PAGE I3
OF POOR QUALITY
1—S
m
rNi 0
4-10
ORiGHNAL	 Ili
OF,
 
PUOR QUALITY
z
1
0
u
V
4-11
'^ -	 -ter n^^..^
G
G
O
IJ
is
ca
0
OU
w	 _
N
00
co
.H
A
G
O
41
U
a
G
G
OU
a
.c
U
i
U
N
G
H
O^
U1
4+
G
b0
•riW
The 40-bit shift registers in the above two versions of the VLSI
R5 Picoder chips can be replaced by random access memories (RAMO . In this case,
a write-after-read operation should be performed during each bit time from the same
location ,just read out from the RAM to simulate the shift register operation.
Consequently, this version will not operate as fast as the shift register version.
The first advantage of using the RAM approach is that interleaving level control
can easily be incorporated into the RAM address control logic. of course, input
pins must be provided to select the interleaving level. Hence a more flexible
VLSI RS encoder chip can be obtained using the RAM approach.
The second advantage of using the RAM approach is that a RAM cell
usually occupies a smaller chip area than that of a static shift register. Hence
a smaller VLSI RS encoder chip size can be obtained using the RAM approach. It
is estimated that it is impossible to put the entire shift register version of the
VLSI RS encoder chip design on a 235x235 mils CMOS/bulk VLSI chip using a 7 pm
htandard cell approach on all logic. However, if one uses custom RAM and ROM
cel.ln design to implement the 40-hit static shift registers and the 16x8 table
and 7 pm standard cell design for the rest of the logic, then it is possible to
have a one-chip design. Of course, the entire RS encoder chip design can easily
be put on a smaller chip if a VLSI technology (say 3 pm standard call approach)
is used.
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SECTION V
PERFORMANCE OF THE VLSI RS
ENCODER SYSTEM
For design verification, both the shift register version and the
RAM version of the VLSI RS encoder chip and VLSI RS encoder system are implemented
using discrete CMOS IC's and are now operational. The throughputs of these two
versions are 800K bits/sec for the shift register version and 200K hits/sec for
the RAM version. These throughputs are expected to go much higher if the actual
VLSI encoder chips are used.
One technique to improve the VLSI RS encoding speed	 is to multiplex
the RS encoder chips.	 One type of multiplexing is to set	 the RS encoder chip
interleaving level	 selection	 in the RAM approach to 1 (no	 interleaving)	 such th.:t
for a a-level of	 interleaving,	 a N-fold parallelism can be achieved.	 rhis Scheme
iN illustrated	 in	 Fig.	 in.	 Note that	 each	 row of	 the RS encoder	 chips	 in	 Fig.	 10
are used	 to encode a RS rode word corresponding	 t-	 the one shown	 in each row of
the rode	 array	 strur Lure	 In	 Fig;. ).
Another type of multiplexing IS to use the relationship that if
W) - f 1 (x) + f 2 (x) + --- + f N (x)
then
f(x)	 fI(x)	 f 2 (x)	 fN(x)
can be realized by implementing f i (x)/g(x) for i - 1, 2, ---•, N in parallel and
then summing the results from these parallel operations. Thus if one treats each
t
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f i (x) as a polynomial, whose coefficients are selected from every N th incoming
symbols starting from the 
ith 
symbol, where i - 1, 2, ---, N, then one can select
the encoder chip interleaving level to 1 and use the logic structure similar to
the one Rihown in F IV, 10 to realize the t i (x) /g(x) operation. The output of each
row of encoder chipti in this ease needs to be properly delayed and summed to
generate the encoder output f(x)/g(x).
Another technique to improve the VLSI RS encoding speed is to process
the J-bit incoming symbols in parallel. Parallel adders and multipliers are
needed in this configuration. A throughput improvement of .J times can be
achieved using this approacli. the disadvantages of this technique are:
(1) A lot of input/output pin g are needed for the parallel data
paths.
(2) A larger chip size is required to implement the VLSI RS encoder.
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SECTION VI
CONCLUSIONS
We have dust shown the logic structure of a symbolic-slice VLSI
RS encoder chip and the VLSI RS encoder system built by these chips. A design
example has been given for a (255,223) VLSI RS encoder chip anti VLSI RS encoder
system. It lvis been shuwn that an RS encoder consisting of four identical CMOS
VLSI RS encoder chips connected together may replace around 40 CMUS IC's re-
q ►► ired by an encoder design optimized for discrete IC's. Resides the size ad-
vantage, the VLSI hS encoder also has the potential advantages of requiring less
power and having a higher reliability. Finally, it is shown that such chips
can easily be multiplexed to improve the encoding spend.	 i'he symbol-sliced logic
structure presented to the report could also be applied to design VLSI RS
decoders (121. A separate report oil
	 subject will be provided.
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APPEN1)1X
VLSI REED-SOLOMON ENCODER FOR 'fill: PROPOSED NASA/F.SA
I'1?LF.MF: RY CHANNEI. CODING STANDARD
"Iter the comp let ton o  the VLSI RS oncoder protect, the fallowing
ScI t of I'S Code pt ► rautett-ts have been proposed in the NASA/I:SA telemetry,  channel
coding; standard (Ref. Al):
i
(I)
	
g^rl
 III ltIve poIVnom1.11
x + x + x ` 4- x + 1.
(:)	 generator polynomial
14 I	 I
1112
W1101-0 .t silt isf ies the equat full
x  +x 7 +x ` +x+ 1 = U.
(3) Number of bits per symbol (.l) - H.
(4) Number of symbols per code word (N) - 255.
(5) Number of correctable symbol errors (E) - 16.
(6) Interleaving; depth (I) a 5.
Note that the foreg;oin;; R3 code parameters are those used in the
design 0Xantple in Section IV with two exceptions. These are the primitive
polynomial (I.e., the field generator polynomial over GF(2) and the code gener-
ator polynomial. These polynomials were selected by Berlekarip in an architecture
which minimizes the discrete R's. Reference A2 provides a detailed Description
of such an architecture. To adapt to ti p s new set of "S code parameters, one
A-2
I
needs to use a new field element table as well as a new table of generator
polynomial coefficients. These are given in Tables Al and A2 respectively.
Thus, to design a VLSI RS encoder for the new code parameters, one
only needs to replace the generator polynomial coefficients ROM table shown in
Figure 5 by the coefficients given in Table A2 under the heading a ll . Also one
needs to replace the finite field multiplier shown in Figure 7 by the multiplier
shown in Figure Al.
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